

Multi-Epi Super Junction MOSFETs

Lead Free Package and Finish


Applications:

- Switch Mode Power Supply(SMPS)
- Uninterruptible Power Supply(UPS)
- PFC stages for server & telecom
- Consumer

I_D	$R_{DS(ON)}(Max.)$	V_{DSS}
7A	600mΩ	650V

Features:

- New revolutionary high voltage technology
- Better $R_{DS(on)}$ in TO-252
- Ultra Low Gate Charge cause lower driving requirements
- Periodic avalanche rated
- Ultra low effective capacitances

**Ordering Information**

Part Number	Package	Marking
RSU7N65D	TO-252	RSU7N65D

Absolute Maximum Ratings $T_c=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	RSU7N65D	Units
V_{DSS}	Drain-to-Source Voltage	650	V
I_D	Continuous Drain Current ($T_C = 25^{\circ}C$)	7	A
	Continuous Drain Current ($T_C = 100^{\circ}C$)	4	
I_{DM}	Pulsed Drain Current (Note*1)	21	
P_D	Power Dissipation($T_c=25^{\circ}C$)	63	W
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}	Single Pulse Avalanche Energy (Note*2)	142	mJ
I_{AR}	Avalanche Current (Note*1)	1.3	A
E_{AR}	Repetitive Avalanche Energy (Note*1)	0.21	mJ
T_L $TPKG$	Maximum Temperature for Soldering	300 260	$^{\circ}C$
	Leads at 0.063in(1.6mm)from Case for 10 seconds		
	Package Body for 10 seconds		
T_J and T_{STG}	Operating Junction and Storage Temperature Range	-55 to 150	

*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the“Absolute Maximum Ratings”Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RSU7N65D	Units	Test Conditions
$R_{\theta JC}$	Junction-to-Case	2	$^{\circ}C/W$	Drain lead soldered to water cooled heatsink, P_D Adjusted for a peak junction temperature of $+150^{\circ}C$.
$R_{\theta JA}$	Junction-to-Ambient	62		1 cubic foot chamber, free air.

REASUNOS

RSU7N65D

OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	650	--	--	V	VGS = 0V, ID = 250μA, TJ= 25°C
		--	650	--	V	VGS = 0V, ID = 250μA, TJ= 150°C
IDSS	Drain-to-Source Leakage Current	--	--	1.0	μA	VDS=650V, VGS=0V
IGSS	Gate-to-Source Forward Leakage	--	--	100	nA	VGS=+30V VDS=0V
	Gate-to-Source Reverse Leakage	--	--	-100		VGS=-30V VDS=0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance	--	530	600	mΩ	VGS=10V, ID=3.5A
VGS(TH)	Gate Threshold Voltage	2.5	--	4.5	V	VGS=VDS, ID=250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time	--	55	--	ns	VDS=400V ID=7A RG=25Ω VGS=10V
trise	Rise Time	--	61	--		
td(OFF)	Turn-OFF Delay Time	--	117	--		
tfall	Fall Time	--	41	--		

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
Ciss	Input Capacitance	--	509	--	pF	VGS=0V VDS=100V f=1.0MHz
Coss	Output Capacitance	--	23	--		
Crss	Reverse Transfer Capacitance	--	2	--		
Qg	Total Gate Charge	--	13	--	nC	VDS=520V ID=7A VGS=10V
Qgs	Gate-to-Source Charge	--	3	--		
Qgd	Gate-to-Drain("Miller") Charge	--	6	--		

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
IS	Continuous Source Current	--	--	6	A	Integral pn-diode in MOSFET
ISM	Maximum Pulsed Current	--	--	21	A	
VSD	Diode Forward Voltage	--	0.9	1.2	V	IS=3.5A, VGS=0V Tj=25°C
trr	Reverse Recovery Time	--	321	--	nS	VR=400V, VGS=0V IS=7A, di/dt=100A/μs
Qrr	Reverse Recovery Charge	--	3.4	--	μC	
Irrm	Peak Reverse Recovery Current	--	21.2	--	A	

Notes:

- *1. Repetitive rating; pulse width limited by maximum junction temperature.
- *2. Pulse width tp limited by Tj,max

Typical Feature curve Tj=25°C, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate Charge




Figure 6. Body Diode Forward Voltage




Figure 7. On-Resistance vs. Junction Temperature







Figure 8. Breakdown voltage vs. Junction Temperature



**Figure9. Transient Thermal Impedance
 TO-252**



**Figure9. Safe operation area for
 TO-252**



Test Circuits and Waveforms

Figure A: Gate Charge Test Circuit and Waveform




Figure B: Resistive Switching Test Circuit and Waveform









Figure C: Unclamped Inductive Switching Test Circuit and Waveform



Package outline drawing

Unit:mm



Symbol	Min	Non	Max
A1	5.22	5.32	5.42
A2	6.55	6.60	6.65
B	7.05	7.10	7.15
C1	0.70	0.80	0.90
C2	9.70	9.90	10.10
D	1.00 REF.		
E	0.76 REF.		
F	2.286 REF.		
G	4.572 REF.		
J	0.95	1.00	1.05
K	6.05	6.10	6.15
L	0.508 REF.		
L1	2.65	2.80	2.95
M	7° REF.		
N	0.508 REF.		
O	0.96	1.01	1.06
P	2.25	2.30	2.35
Q	0.00	0.05	0.10

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the specifications at the time of sale.Testing,relability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warranties for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

system whose failure to perform can be reasonably expected to cause the failure of the life support device or system,or to affect its safety or effectiveness.
