德方代理|原装正品 0755-28187877 www.denovocn.com

REASUNOS

RSU15N70F

VDSS

700V

Multi-Epi Super Junction MOSFETs

Applications:

- Switch Mode Power Supply(SMPS)
- •Uninterruptible Power Supply(UPS)
- •PFC stages for server & telecom
- •Consumer

Features:

•New revolutionary high voltage technology

- •Better RDS(on) in TO-220F
- •Ultra Low Gate Charge cause lower driving requirements
- •Periodic avalanche rated
- •Very low FOM RDS(on)×Qg

Ordering Information

Part Number	Package	Marking
RSU15N70F	TO-220F	RSU15N70F

Not to Scale

Absolute Maximun Ratings Tc=25 °C unless otherwise specified


Symbol	Parameter	RSU1 5 N70F	Units
VDSS	Drain-to-Source Voltage	700	V
	Continuous Drain Current (TC = 25°C)	15	
ID	Continuous Drain Current (TC = 100℃)	9	А
ldм	Pulsed Drain Current (Note*1)	45	
PD	Power Dissipation(Tc=25℃)	31	W
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy (Note*2)	102	mJ
lar	Avalanche Current (Note*1)	2.4	A
Ear	Repetitive Avalanche Engergy (Note*1)	0.44	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	°C
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RSU15N70F	Units	Test Conditions
RθJC	Junction-to-Case	4	ĉ/W	Drain lead soldered to water cooled heatsink,PD Adjusted for a peak junction temperature of +150℃.
RθJA	Junction-to-Ambient	80		1 cubic foot chamber,free air.



RDS(ON)(Max.)

280mΩ

R

D

15A

Lead Free Package and Finish



REASUNOS

OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
D)/DCC	Drain-to-source Breakdown Voltage	700			V	VGS = 0V, ID = 250µA, TJ= 25℃
BVDSS			700			VGS = 0V, ID = 250µA, TJ= 150℃
IDSS	Drain-to-Source Leakage Current			1.0	μA	VDS=700V,VGS=0V
IGSS	Gate-to-Source Forward Leakage			100	nA	VGS=+30V VDS=0V
	Gate-to-Source Reverse Leakage			-100		VGS=-30V VDS=0V

ON Characteristics TJ=25 $^{\circ}$ C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		235	280	mΩ	VGS=10V,ID=7.5A
VGS(TH)	Gate Threshold Voltage	2.5		3.5	V	VGS=VDS,ID=250µA
Rg	Gate resistance		12		Ω	f = 1.0MHz open drain

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		25		- ns	VDS=400V ID=15A RG=25Ω VGS=10V
trise	Rise Time		65			
td(OFF)	Turn-OFF Delay Time		105			
tfall	Fall Time		50			

Dynamic Characteristics Essentially independent of operating temperature


Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		1170		pF	VGS=0V VDS=100V f=1.0MHz
Coss	Output Capacitance		51			
Crss	Reverse Transfer Capacitance		7			
Qg	Total Gate Charge		27		nC	VDS=400V ID=15A VGS=10V
Qgs	Gate-to-Source Charge		5.5			
Qgd	Gate-to-Drain("Miller") Charge		10.5			


Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
IS	Continuous Source Current			15	А	Integral pn-diode	
ISM	Maximum Pulsed Current			45	А	in MOSFET	
VSD	Diode Forward Voltage		0.9	1.2	V	IS=15A,VGS=0V Tj=25℃	
trr	Reverse Recovery Time		410		nS		
Qrr	Reverse Recovery Charge		4		μC	VR=400V,VGS=0V IS=15A,di/dt=100A/µs	
Irrm	Peak Reverse Recovery Current		20		А		

Notes:

- *1.Repetitive rating; pulse width limited by maximum junction temperature.
- *2. IAS = 2 .4 A, VDD = 50V, RG = 25Ω , Starting TJ = $25^{\circ}C$








V_{GS}, Gate-to-Source Voltage (V)

1

V_{DS}, Drain-to-Source Voltage (V)



Copyright Reasunos

4

0

0

10

15

 Q_{q} ,Total Gate Charge(nC)

5

20

25

30

100

10-

0

0.5


1


V_{SD}, Source-to-Drain Voltage (V)

1.5

2







德方代理|原装正品 0755-28187877 www.denovocn.com

REASUNOS



RSU15N70F

Test Circuits and Waveforms

Figure A: Gate Charge Test Circuit and Waveform




Figure B: Resistive Switching Test Circuit and Waveform






Figure C: Unclamped Inductive Switching Test Circuit and Waveform








Package outline drawing

Unit:mm



Copyright Reasunos



Disclaimers:

REASUNOS

德方代理|原装正品 0755-28187877 www.denovocn.com

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

1.Life support devices or systems are devices or systems which:

a.are intended for surgical implant into the human body,

b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.