

N-Channel SiC Power MOSFET

V _{DS}	=	1200 V
RDS(on)	=	160 mΩ
I _{DS} @25°C	=	17A

Features


- High Blocking Voltage with Low On-Resistance
- High Speed Switching with Low Capacitances
- Easy to Parallel and Simple to Drive
- Avalanche Ruggedness
- Halogen Free, RoHS Compliant

Benefits

- Higher System Efficiency
- Reduced Cooling Requirements
- · Increased Power Density
- Increased System Switching Frequency

Applications

- Solar Inverters
- Switch Mode Power Supplies
- High Voltage DC/DC Converters
- Battery Chargers
- Motor Drives
- Pulsed Power applications



Package

Part Number	Package
RSM120160S	TO-263

Maximum Ratings (T_c = 25°C unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
V_{DSmax}	Drain - Source Voltage	1200	V	V _{GS} =0V,I _D =100μA	
V _{GSmax}	Gate - Source Voltage	-10/+25	V	Absolute maximum values	
V _{GSop}	Gate - Source Voltage	-5/+20	V	Recommended operational values	
I	17	Α	V _{GS} =20V, T _C =25°C		
I _D Continuous Drain Current		11		V _{GS} =20V, T _C =100°C	
\mathbf{I}_{DM}	Pulse Drain Current	38	Α	Pulse width limited by T _{jmax}	
P _D	Power Dissipation	127	W	T _C =25°C, T _J =150°C	Fig. 10
T _J , T _{stg}	Operating Junction and Storage	-55 to	°C		
	Temperature	+150			



Electrical Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	Note	
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	1200			V	V _{GS} =0V,I _D =100μA		
$V_{GS(th)}$	Gate Threshold Voltage	2.0	2.4	4.0	V	$V_{GS} = V_{DS}$, $I_{DS} = 2.5$ mA, $T_{C} = 25$ °C	Fig. 6	
			1.8			V _{GS} = V _{DS} , I _{DS} =2.5mA,T _C =150°C		
I_{DSS}	Zero Gate Voltage Drain Current		1	100	μА	V _{DS} = 1200V, V _{GS} =0V		
I_{GSS}	Gate-Source Leakage Current		20	200	nA	V _{GS} =20V, V _{DS} = 0V		
	Drain-Source on-state		160	192	mΩ	V _{GS} =20V, I _D =10A, T _C =25°C	F:- 4	
R _{DS(on)}	Resistance		285			V _{GS} =20V, I _D =10A, T _C =150°C	Fig. 4	
g fs	Transconductance		4.2		S	V _{GS} = 20 V, I _D = 10A, T _J = 25 °C	F:- F	
			4.0			$V_{GS} = 20 \text{ V}, I_{D} = 10 \text{A}, T_{J} = 150 ^{\circ}\text{C}$	Fig. 5	
Ciss	Input Capacitance		950					
Coss	Output Capacitance		35.0		pF	V _{GS} =0V, V _{DS} =1000 V, f=1MHz	Fig. 9	
Crss	Reverse Transfer Capacitance		8.5) pr	V _{AC} =25 mV	Fig. 8	
E _{ON}	Turn-OnSwitching Energy		95			V _{DS} =800V, V _{GS} =-5/20V,I _D = 10A,		
E _{OFF}	Turn-Off Switching Energy		48		μJ	$R_{G(ext)} = 2.5\Omega$, L= 256 μ H		
t _{d(on)}	Turn-On Delay Time		12			V _{DD} =800V, V _{GS} =-5/20 V		
tr	Rise Time		20		1	$I_D = 10A$, $R_{G(ext)} = 2.5 \Omega$,		
t _{d(off)}	Turn-Off Delay Time		15		ns	$R_L{=}80\Omega$, Timing relative to V_{DS}		
t _f	Fall Time		10					
R _{G(int)}	Internal Gate Resistance		5.8		Ω	f=1 MHz, V _{AC} =25mV		
Q _{gs}	Gate to Source Charge		9			V 000V V 5/20 V		
Q _{gd}	Gate to Drain Charge		17		nC	V _{DD} =800V, V _{GS} =-5/20 V	Fig. 9	
Qg	Total Gate Charge		42			$I_D = 10A$		

Reverse Diode Characteristics

Symbol	Parameter	Тур.	Max.	Unit	Test Conditions	Note
M	V _{SD} Diode Forward Voltage			V	$V_{GS} = -5V$, $I_{SD} = 5$ A, $T_{J} = 25$ °C	Fig. 7
VSD				V	V _{GS} =-5V, I _{SD} = 5 A, T _J = 150 °C	
Is	Continuous Diode Forward Current		17	А	$T_C = 25^{\circ}C$	
t _{rr}	Reverse Recovery time	14		ns	V_{GS} =-5V, I_{SD} = 10 A, V_{R} = 800V,	
Qrr	Reverse Recovery Charge	44		nC	dif/dt=1000A/μs;	
Irrm	Peak Reverse Recovery Current	6.0		Α		


Thermal Characteristics

Symbol	Parameter	Тур.	Unit	Test Conditions	Note
$R_{ heta JC}$	Thermal Resistance from Junction to Case	0.98	∞ ///		Fig. 11
$R_{\theta JA}$	Thermal Resistance From Junction to Ambient	40	°C/W		

REV: AO APR. 2022



Typical Performance








Figure 1. Output Characteristics T_J = -55 °C








Figure 3. Output Characteristics T_J =150°C

30 Conditions 25 V_{DS}=20V Drain-Source Current, I_{DS}(A) t_=100μs =25°C 0 18 20 Gate-Source Voltage, V_{GS}(V)

Figure 4. On-Resistance For Various Gate Voltage




Figure 5. Transfer Characteristic

Figure 6. Threshold Voltage vs. TemperatureforVarious **Junction Temperatures**




Figure 7.Body Diode Characteristics

Figure 8. Capacitances vs. Drain-Source Voltage 20 Conditions: 18 I_{DS}=20A 16 120 I_{GS}=20mA Gate-Source Voltage, V_{GS}(V) T_=25°C 90 $\mathsf{P}_{\mathsf{tot}}\left(\mathsf{W}\right)$ 10 30 0 10 40 25 100 125 20 75 150 $T_{_{\mathbb{C}}}$ (°C) Gate Charge, $Q_{G}(nC)$

Figure 9. Gate Charge Characteristics





Figure 11. Transient Thermal Impendance

Figure 10. Power Dissipation Derating



Package Dimensions: TO-263-2L



Ref.	Dimensions								
		Millimete	rs	Inches					
	Min.	Тур.	Max.	Min.	Тур.	Max.			
Α	9.90		10.20	0.390		0.402			
В	14.70	ā i	15.80	0.579		0.622			
С	9.4		9.6	0.37		0.378			
D		2.54			0.100				
E	1.20		1.40	0.047		0.055			
F	0.75		0,85	0.029		0.033			
G			1.75			0.069			
Н	4.40		4.70	0.173		0.185			
J	2.30		2.70	0.091		0.106			
K	0.38		0.55	0.015		0.022			
L	0	0.10	0.25	0	0.004	0.010			
М	1.25		1.35	0.049		0.053			

REV: AO APR. 2022



Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Copyright Reasunos http://www.reasunos.com REV:A0 APR.2022 Page 6 of 6