### **N** Channel MOSFET

# RS7N65MD

3.Source

VDSS 650V



Lead Free Package and Finish

Applications:		<u> </u>
•Adapter & Charger	lD	RDS(ON)(Typ.)
<ul> <li>AC-DC Switching Power Supply</li> </ul>	7A	1.1Ω
<ul><li>LED driving power</li><li>PC Power Supply</li></ul>		
Features:		
<ul> <li>100% avalanche tested</li> </ul>		
<ul> <li>Improved dv/dt capability</li> </ul>		
<ul> <li>Fast switching capability</li> </ul>	1200	

•RoHS Compliant

# 2.Drain

1.Gate O

**Ordering Information** 

Part Number	Package	Marking
RS7N65MD	TO-251	RS7N65MD

TO-251

Not to Scale

#### Absolute Maximun Ratings Tc=25°C unless otherwise specified

Symbol	Parameter	RS7N65MD	Units
VDSS	Drain-to-Source Voltage (Note*1)	650	V
ID	Continuous Drain Current	7	
ID@ 100 ℃	Continuous Drain Current	4.6	A
ldм	Pulsed Drain Current (Note*2)	28	
PD	Power Dissipation	97	W
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy L = 10mH, VDD = 50V, RG = 25 $\Omega$ , TJ = 25 $^{\circ}$ C	101	mJ
EAR	Repetitve Pulse Avalanche Engergy (pulse width limied by maximum junction temperature)	40	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	°C
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

\*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

#### **Thermal Resistance**

Symbol	Parameter	RS7N65MD	Units	Test Conditions
Rejc	Junction-to-Case	1.29	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
Reja	Junction-to-Ambient	60		1 cubic foot chamber,free air.



#### OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	<b>Test Conditions</b>
BVDSS	Drain-to-source Breakdown Voltage	650			v	Vgs=0V,Id=250µA
ldss	Drain-to-Source Leakage Current			1.0	μA	VDS=650V,VGS=0V
lgss	Gate-to-Source Forward Leakage			100	n۸	VGS=+30V VDS=0V
1655	Gate-to-Source Reverse Leakage			-100	nA	VGS=-30V VDS=0V

## ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		1.1	1.4	Ω	VGS=10V,ID=3.5A
Vgs(TH)	Gate Threshold Voltage	2.0		4.0	V	Vgs=Vds,Id=250µA

#### Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		15			Vps=325V
trise	Rise Time		18		nS	ID=7A
td(OFF)	Turn-OFF Delay Time		80		115	Rg=25Ω
tfall	Fall Time		35			(Note:3,4)

#### **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		990			Vgs=0V
Coss	Output Capacitance		97		pF	VDS=25V
Crss	Reverse Transfer Capacitance		6.9			f=1.0MHz
Qg	Total Gate Charge		22			VDS=520V
Qgs	Gate-to-Source Charge		4.3		nC	ID=7A VGS=10V
Qgd	Gate-to-Drain("Miller") Charge		13			(Note:3,4)



#### Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ls	Continuous Source Current			7	Α	Integral pn-diode
Ism	Maximum Pulsed Current			28	Α	in MOSFET
Vsd	Diode Forward Voltage			1.4	V	Is=3.5A,Vgs=0V
trr	Reverse Recovery Time		300		nS	Vgs=0V
Qrr	Reverse Recovery Charge		4.1		μC	Is=7A,di/dt=100A/µs

#### Notes:

\*1.TJ=±25℃ to +150℃.

\*2.Repetitive rating; pulse width limited by maximum junction temperature.

\*3.Pulse width  $\leq$  300µs; duty cycle  $\leq$  1%.

\*4.Basically not affected by temperature.

#### **Typical Feature curve**

10

9

8

7

6

5 4

3 2 1

0

0

I<sub>D</sub>, Drain Current (A)

Figure1.TypicalOutput Characteistics






Figure2. Body Diode Forward Voltage





Figuer3. Drain Current vs. Temperature

Figuer4. BVDSS Variation vs. Temperature









Figure5.Transfer Characteristics

Figure6.On-Resistance vs. Temperature











#### Figure9.Transient Thermal Impedance TO-251





### **Test Circuits and Waveforms**






Figure A. Gate Charge Test Circuit

Figure B. Gate Charge Waveform




Figure C. Resistive Switching Test Circuit





Figure D. Resistive Switching Waveforms



RS7N65MD

#### **Test Circuits and Waveforms**






# Package outline drawing



Unit:mm



Dim.	Min.	Max		
Α	2.15	2.45		
A2	0.9	1.1		
A3	Тур	0.5		
b	0.74	0.86		
с	0.9	1.1		
D	5.33	5.53		
D2	3.65	4.05		
E	6.0	6.2		
E2	0.91	1.36		
e	Тур	2.29		
e1	Typ4.58			
L	3.7	<mark>4.3</mark>		
	imensions in milli	meter		

#### **Disclaimers:**

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

#### Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

1.Life support devices or systems are devices or systems which:

a.are intended for surgical implant into the human body,

b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.