

RS6N70D

700V N Channel MOSFET

Applications:

- •Switch Mode Power Supply(SMPS)
- •Uninterruptible Power Supply(UPS)
- •Power Factor Correction(PFC)

Features:

- •improved dv/dt capability
- •100% avalanche tested
- •Fast switching
- •RoHS Compliant

Ordering Information

Part Number	Package	Marking
RS6N70D	TO-252	RS6N70D

Absolute Maximun Ratings Tc=25°C unless otherwise specified

Symbol	Parameter	RS6N70D	Units
VDSS	Drain-to-Source Voltage (Note*1)	700	V
ID	Continuous Drain Current	6	٨
ldм	Pulsed Drain Current (Note*2)	24	— A
PD	Power Dissipation(Tc=25°C)	63	W
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy IAS=6A VDD=50V RG=25Ω TJ=25℃	198	mJ
lar	Avalanche Current	4.5	A
Ear	Repetitive Avalanche Engergy	40	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	°C
T	Operating Junction and Storage		-
TJ and TSTG	Temperature Range	-55 to 150	

*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.


Thermal Resistance

Symbol	Parameter	RS6N70D	Units	Test Conditions
Rejc	Junction-to-Case	1.29	°C/W	Drain lead soldered to water cooled heatsink,PD Adjusted for a peak junction temperature of +150℃.
Reja	Junction-to-Ambient	60]	1 cubic foot chamber,free air.



lo	RDS(ON)(Typ.)	Vdss
6A	1.3Ω	700V





Not to Scale

OFF Characteristics TJ=25 $^\circ\!\!\mathrm{C}$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVdss	Drain-to-source Breakdown Voltage	700			V	Vgs=0V,Id=250µA
ldss	Drain-to-Source Leakage Current			1.0	μA	VDS=700V,VGS=0V
lgss	Gate-to-Source Forward Leakage			100	n۸	VGS=+30V VDS=0V
1655	Gate-to-Source Reverse Leakage			-100	nA	Vgs=-30V Vds=0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		1.3	1.6	Ω	VGS=10V,ID=3.0A
Vgs(TH)	Gate Threshold Voltage	2.0		4.0	V	Vgs=Vds,Id=250µA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		18			Vds=350V
trise	Rise Time		26		20	ID=6A
td(OFF)	Turn-OFF Delay Time		86		ns	Rg=25Ω
tfall	Fall Time		36			

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		1041			Vgs=0V
Coss	Output Capacitance		92.7		pF	VDS=25V
Crss	Reverse Transfer Capacitance		5.9			f=1.0MHz
Qg	Total Gate Charge		24.2			VDS=560V
Qgs	Gate-to-Source Charge		5.0		nC	ID=6A
Qgd	Gate-to-Drain("Miller") Charge		10.9			VGS=10V



Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ls	Continuous Source Current		-	6	Α	Integral pn-diode
Ism	Maximum Pulsed Current			24	Α	in MOSFET
Vsd	Diode Forward Voltage			1.4	V	Is=6A,VGs=0V Tj=25℃
trr	Reverse Recovery Time		310		nS	Vgs=0V
Qrr	Reverse Recovery Charge		4.3		μC	Is=6A,di/dt=100A/µs

Notes:

*1.TJ=±25℃ to +150℃.

*2.Repetitive rating; pulse width limited by maximum junction temperature.

*3.Pulse width \leq 300µs; duty cycle \leq 1%.

Typical Feature curve $T_J=25^{\circ}C$, unless otherwise noted





Figure 1. Typical Output Characteistics

Figure2. Typical Transfer Characteristics





Figuer3.Typical ON-Resistance vs Temperature

Figuer4.Typical Body Diode Forward Voltage





Figure5.Typical Temperature vs Drain Current 7 6 I_D, Drain Current (A) BV_{DSS} (Normalized) 5 4 3 2 1 0 0 25 50 75 100 125 150 T_c, Case Temperature (A)

Figure6.Typical Temperature vs BVdss Variation









Figure7. Typical Capacitance vs Drain-to-Source Voltage



Figure9. Transient Thermal Impedance TO-252





Test Circuits and Waveforms




Figure10. Gate Charge Test Circuit and Waveform




Figure11. Resistive Switching Test Circuit and Waveform

REV:A0 Apr.2018



Test Circuits and Waveforms






Figure 12. Unclamped Inductive Switching Test Circuit and Waveform





Package outline drawing


RS6N70D











Unit:mm

Symbol	Min	Non	Max			
A1	5.22	5.32	5.42			
A2	6.55	6.60	6.65			
В	7.05	7.10	7.15			
C1	0.70	0.80	0.90			
C2	9.70	9.90	10.10			
D		1.00 REF	8			
E	0.76 REF.					
F	2.286 REF.					
G	4.572 REF.					
J	0.95	1.00	1.05			
K	6.05	6.10	6.15			
L		0.508 RE	F.			
L1	2.65	2.80	2.95			
M		7° REF.	<i>N</i> ,			
N	0.508 REF.					
0	0.96	1.01	1.06			
P	2.25	2.30	2.35			
Q	0.00	0.05	0.10			

Copyright Reasunos

http://www.reasunos.com



Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

1.Life support devices or systems are devices or systems which:

a.are intended for surgical implant into the human body,

b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.