

VDSS

650V



N Channel MOSFET

P6

RDS(ON)(Typ.)

1.65Ω

Lead Free Package and Finish

Applications:


- Adapter & Charger
- •AC-DC Switching Power Supply
- •LED driving power
- •PC Power Supply

Features:

- •100% avalanche tested
- •Low Gate Charge Minimize Switching Loss
- •RDS(ON),typ.=1.65 Ω@VGS=10V
- •RoHS Compliant



ID 6A



Ordering Information

Part Number	Package	Marking
RS6N65D	TO-252	RS6N65D

Not to Scale

Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RS6N65D	Units
VDSS	Drain-to-Source Voltage	650	V
ID	Continuous Drain Current	6	А
IDM	Pulsed Drain Current (Note*1)	24	A
PD	Power Dissipation	83	W
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy (Note *2)	61	mJ
IAR	Avalanche Current (Note*1)	3.5	Α
EAR	Repetitive Avalanche Energy (Note*1)	39	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	$^{\circ}$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS6N65D	Units	Test Conditions
RθJC	Junction-to-Case	1.5	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
RθJA	Junction-to-Ambient	60		1 cubic foot chamber,free air.



REASUNOS

RS6N65D

OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	650			V	VGS=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1	μΑ	VDS=650V,VGS=0V
1000	Gate-to-Source Forward Leakage			100	nΛ	VGS=+30V VDS=0V
IGSS	Gate-to-Source Reverse Leakage			-100	nA	VGS=-30V VDS=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance (Note *3)		1.65	1.88	Ω	VGS=10V,ID=3A
VGS(TH)	Gate Threshold Voltage	3.0		4.0	V	VGS=VDS,ID=250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		37			VDS=400V
trise	Rise Time		16		nS	ID=6A
td(OFF)	Turn-OFF Delay Time		98		113	VGS=10V RG=25Ω
tfall	Fall Time		28			RG=2017

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		630			VGS=0V
Coss	Output Capacitance		65		pF	VDS=25V
Crss	Reverse Transfer Capacitance		7			f=1.0MHz
Qg	Total Gate Charge		20			VDS=520V
Qgs	Gate-to-Source Charge		3		nC	ID=6A
Qgd	Gate-to-Drain("Miller") Charge		10.5			VGS=0 to 10V

Copyright Reasunos http://www.reasunos.com REV:A2 Apr.2019 Page 2 of 9




Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current		-	6	Α	Integral pn-diode
ISM	Maximum Pulsed Current			24	Α	in MOSFET
VSD	Diode Forward Voltage			1.4	V	IS=6A,VGS=0V
trr	Reverse Recovery Time		630		nS	VGS=0V
Qrr	Reverse Recovery Charge		1.52		μC	IF=Is,di/dt=100A/µs

Notes:

Typical Feature curve

Figure 1. Output Characteristics (T_J = 25°C) 20V 7 10V 87 b, Drain Current (A) **7V** 5 6V 4 3 2 0 10 12 14 16 8 V_{DS}, Drain-to-Source Voltage (V)




Copyright Reasunos http://www.reasunos.com REV:A2 Apr.2019 Page 3 of 9


^{*1.}Repetitive rating; pulse width limited by maximum junction temperature.


^{*2.}L = 10.0mH, VDD = 50V, RG = 25 Ω , Starting TJ = 25 $^{\circ}$ C


^{*3.}Pulse width≤300µs;duty cycle ≤1%.











Copyright Reasunos http://www.reasunos.com REV:A2 Apr.2019 Page 4 of







Figure 9. Transient Thermal Impedance



Test Circuits and Waveforms




Figure A.
Gate Charge Test Circuit

Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit




Figure D.
Resistive Switching Waveforms

Test Circuits and Waveforms




Figure E.Diode Reverse Recovery
Test Circuit




Figure F.Diode Reverse Recovery Waveform





Figure G.Unclamped Inductive Switching Test Circuit



$$EAS = \frac{IAS^2L}{2}$$


Figure H.Unclamped Inductive Switching Waveforms





Package outline drawing

Unit:mm


TO-252







_	_		<u></u>	M
4		Ш	┰╢	
		—A2—		



Symbol	Min	Non	Max				
A1	5. 22	5. 32	5. 42				
A2	6. 55	6.60	6.65				
В	7.05	7. 10	7. 15				
C1	0.70	0.80	0.90				
C2	9.70	9. 90	10.10				
D	1.00 REF.						
Е	0. 76 REF.						
F	2. 286 REF.						
G	4. 572 REF.						
J	0.95	1.00	1.05				
K	6.05	6. 10	6. 15				
L		0.508 RE	F.				
L1	2.65	2.80	2. 95				
M	7° REF.						
N	0. 508 REF.						
0	0.96	1. 01	1.06				
P	2. 25	2. 30	2. 35				
Q	0.00	0. 05	0.10				



Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Copyright Reasunos http://www.reasunos.com REV:A2 Apr.2019 Page 9 of 9