

500V N-Channel MOSFET

(P6)

Lead Free Package and Finish


FEATURES

- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)

Device Marking and Package Information				
Device Package Marking				
RS6N50F	TO-220F	RS6N50F		
RS6N50MD	TO-251	RS6N50MD		
RS6N50D	TO-252	RS6N50D		



Absolute Maximum Ratings T _C = 25°C, unless otherwise noted					
Parameter	Symbol	Value			l l mit
Parameter		TO-220F	TO-252	TO-251	Unit
Drain-Source Voltage (V _{GS} = 0V)	V _{DSS}	500			V
Continuous Drain Current	I _D	6			А
Pulsed Drain Current (note1)	I _{DM}	24		А	
Gate-Source Voltage	V _{GSS}	±30		V	
Single Pulse Avalanche Energy (note2)	E _{AS}	80		mJ	
Avalanche Current (note1)	I _{AS}	4		А	
Repetitive Avalanche Energy (note1)	E _{AR}	48		mJ	
Power Dissipation (T _C = 25°C)	P _D	36		75	W
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55~+150		°C	

Thermal Resistance					
Barranatar	Current el	Value			1114
Parameter	Symbol	TO-220F	TO-252	TO-251	Unit
Thermal Resistance, Junction-to-Case	ance, Junction-to-Case R _{thJC} 3.47 1.67		7	00044	
Thermal Resistance, Junction-to-Ambient	R _{thJA}	62.5	60		°C/W



_			Value				
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0V, I_{D} = 250\mu A$	500			V	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 500V, V _{GS} = 0V, T _J = 25°C			1	μA	
Gate-Source Leakage	I _{GSS}	V_{GS} = $\pm 30V$			±100	nA	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3.0		4.0	V	
Drain-Source On-Resistance (Note3)	R _{DS(on)}	V _{GS} = 10V, I _D = 3.0A		1.2	1.5	Ω	
Dynamic							
Input Capacitance	C _{iss}	V 9V		535		pF	
Output Capacitance	C _{oss}	$V_{GS} = 0V,$ $V_{DS} = 25V,$		63			
Reverse Transfer Capacitance	C _{rss}	f = 1.0MHz		4.7			
Total Gate Charge	Q _g			14.4		nC	
Gate-Source Charge	Q_{gs}	$V_{DD} = 400V, I_{D} = 6.0A, V_{GS} = 10V$		2.8			
Gate-Drain Charge	Q_{gd}			6.8			
Turn-on Delay Time	t _{d(on)}			36			
Turn-on Rise Time	t _r	V _{DD} = 250V, I _D =6.0A,		7.8			
Turn-off Delay Time	$t_{d(off)}$	$R_G = 25 \Omega$		80.5		ns	
Turn-off Fall Time	t _f			23.5			
Drain-Source Body Diode Character	istics			-			
Continuous Body Diode Current	I _S	T 05.00			6	Α.	
Pulsed Diode Forward Current	I _{SM}	T _C = 25 °C			36	A	
Body Diode Voltage	V_{SD}	$T_J = 25^{\circ}\text{C}, I_{SD} = 3.0\text{A}, V_{GS} = 0\text{V}$			1.4	V	
Reverse Recovery Time	t _{rr}	$V_{GS} = 0V, I_{S} = 6.0A,$		460		ns	
Reverse Recovery Charge	Q _{rr}	di _F /dt =100A /μs		1.313		μC	

Notes

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature
- 2. L=10mH, V_{DD} = 50V, R_{G} = 25 Ω , Starting T_{J} = 25 $^{\circ}$ C
- 3. Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 1%



Typical Characteristics $T_J = 25$ °C, unless otherwise noted




Figure 2. Body Diode Forward Voltage




Figure 3. Drain Current vs. Temperature




Figure 4. BV_{DSS} Variation vs. Temperature




Figure 5. Transfer Characteristics







Figure 6. On-Resistance vs. Temperature



3Vpss (Normalized)

Typical Characteristics $T_J = 25$ °C, unless otherwise noted





Q_g, Total Gate Charge (nC)

Figure 9. Transient Thermal Impedance TO-220F





Figure 10. Transient Thermal Impedance TO-251,TO-252



T_p, Pulse Width (s)



Figure A: Gate Charge Test Circuit and Waveform




Figure B: Resistive Switching Test Circuit and Waveform






Figure C: Unclamped Inductive Switching Test Circuit and Waveform






TO-220F




Symbol	Min	Non	Max
A	9.96	10.16	10.36
В	15.67	15.87	16.07
C	13.14	13.34	13.54
D	1.20	1.30	1.40
E		1.20	
F		2.54	
G		5.08	
Н	7.60	7.80	8.00
I	7.10	7.30	7.50
J	6.48	6, 68	6.88
K	8, 99	9.19	9.39
L	2, 34	2.54	2.74
H		45°	
N	0.49	0.50	0.52
0	2.15	2, 35	2.55
P	4.50	4.70	4.90
Q	12.0332300	0.50	100.50.80
S	4°	4.5°	5°
T1	110	3, 45	
T2		3.18	
T3		1.50	
T4		1, 20	
T5		1.50	
R	0.77	0.8	0.83




TO-251










TO-252









Symbo1	Min	Non	Max		
A1	5. 22	5. 32	5. 42		
A2	6. 55	6. 60	6.65		
В	7.05	7. 10	7. 15		
C1	0.70	0.80	0.90		
C2	9.70	9.90	10.10		
D	1.00 REF.				
E	0.76 REF.				
F	2. 286 REF.				
G	4. 572 REF.				
J	0.95	1.00	1.05		
K	6.05	6. 10	6. 15		
L	0. 508 REF.				
L1	2.65	2.80	2. 95		
M	7° REF.				
N	0. 508 REF.				
0	0.96	1.01	1.06		
P	2. 25	2.30	2. 35		
Q	0.00	0.05	0.10		



Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others. Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.