德方代理|原装正品 0755-28187877

www.de

RS65R041W

VDSS

650V

Multi-Epi	Super	Junction	MOSFET
	oupor	ounction	

Applications:

•PFC Power Supply Stages

Switching Applications

•Adapter

•LED Lighting Power

Features:

•Low Power Loss by High Speed Switching

•Low On-Resistance

•100% Avalanche Tested

•RoHS Compliant

Pb) Lead Free Package and Finish RDS(ON)(Typ.) 36mΩ

2.Drain 1.Gate O TO-247 3.Source Not to Scale

Ordering Information:

Part Number	Package	Marking
RS65R041W	TO-247	RS65R041W

Absolute Maximun Ratings Tc=25°C unless otherwise specified

Symbol	Parameter	RS65R041W	Units
VDSS	Drain-to-Source Voltage	650	V
ID	Continuous Drain Current	78	
ID@ 100 ℃	Continuous Drain Current	46	А
ldм	Pulsed Drain Current (Note*1)	230	
PD	Power Dissipation	500	W
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy (Note*2)	2350	mJ
	Maximum Temperature for Soldering		
TL	Leads at 0.063in(1.6mm)from Case for 10	300	
TPKG	seconds	260	°C
	Package Body for 10 seconds		°C
TJ and TSTG	Operating Junction and Storage	-55 to 150	
13 anu 131G	Temperature Range	-55 10 150	

ID

78A

G

*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS65R041W	Units	Test Conditions
R0JC	Junction-to-Case	0.25	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
RθJA	Junction-to-Ambient	62	1	1 cubic foot chamber, free air.



OFF Characteristics TJ=25 $^\circ\!\!\!\mathrm{C}$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	650			V	Vgs=0V,Id=250µA
ldss	Drain-to-Source Leakage Current			5.0	μA	VDS=650V,VGS=0V
lgss	Gate-to-Source Forward Leakage			100		VGS=+30V VDS=0V
1655	Gate-to-Source Reverse Leakage			-100	μA	VGS=-30V VDS=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		0.036	0.041	Ω	V _{GS} =10V,I _D =20A
Vgs(TH)	Gate Threshold Voltage	2.5		5.0	V	Vgs=Vds,Id=250µA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		46			V _{DS} =400V
trise	Rise Time		52		nS	I _D =39A
td(OFF)	Turn-OFF Delay Time		342		115	$R_{G}=10\Omega$
tfall	Fall Time		8.6			VGS= 10V

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		7710			Vgs=0V
Coss	Output Capacitance		251		pF	VDS=100V
Crss	Reverse Transfer Capacitance		7			f=250KHz
Qg	Total Gate Charge		100			V _{DS} =400V
Qgs	Gate-to-Source Charge		25		nC	I _D =39A
Qgd	Gate-to-Drain("Miller") Charge		42			V _{GS} =10V



Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ls	Continuous Source Current			78	Α	Integral pn-diode
lsм	Maximum Pulsed Current			230	А	in MOSFET
Vsd	Diode Forward Voltage			1.2	V	IS=39A,VGS=0V
trr	Reverse Recovery Time		200		nS	VGS=0V
Qrr	Reverse Recovery Charge		1.9		μC	IS=39A,di/dt=100A/µs

Notes:

- *1. Repetitive rating;pulse width limited by maximum junction temperature.
- *2. IAS=10A,VDD=60V,RG=25 ,StartingTJ=25°C.

Typical Feature curve

Figure 1. On-Region Characteristics





Figure 2. Transfer Characteristics





=0.25 mA

Pulse test

100 120 140

160

Figure 3. On-Resistance Variation vs. Drain Current

Figure 4. Threshold Voltage vs. Temperature

1.3

1.2

1.1

1

0.9

0.8


0.7


0.6


0.5


-60 -40 -20 0 20 40 60 80


Gate threshold voltage













Drain-Source Voltage VDS (V)

Figure 6. On-Resistance vs. Temperature

Junction temperature T, (°C)







Copyright Reasunos

http://www.reasunos.com


REV:A0 FEB. 2022


德方代理|原装正品 0755-28187877 www.depeygen.com REASUNOS

RS65R041W

Figure 9 Maximum Safe Operating Area


Figure 10 Power Dissipation vs. Temperature







Test Circuits and Waveforms






Figure A. Gate Charge Test Circuit

Figure B. Gate Charge Waveform




Figure C. Resistive Switching Test Circuit





Figure D. Resistive Switching Waveforms



Test Circuits and Waveforms








Package outline drawing

Unit:mm



TO-247

Combal	Dimensions	In Millimeters	Dimension	s In Inches
Symbol	Min.	Max.	Min.	Max.
A	4.850	5.150	0.191	0.200
A1	2.200	2.600	0.087	0.102
b	1.000	1.400	0.039	0.055
b1	2.800	3.200	0.110	0.126
b2	1.800	2.200	0.071	0.087
C	0.500	0.700	0.020	0.028
c1	1.900	2.100	0.075	0.083
D	15.450	15.750	0.608	0.620
E1	3.500	REF	0.138	REF
E2	3.600 REF		0.142	REF
L	40.900	41.300	1.610	1.626
L1	24.800	25.100	0.976	0.988
L2	20.300	20.600	0.799	0.811
Φ	7.100	7.300	0.280	0.287
е	5.450) TYP	0.215	TYP
н	5.980) REF	0.235	REF

Copyright Reasunos



Disclaimers:

德方代理|原装正品 0755-28187877

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

1.Life support devices or systems are devices or systems which:

a.are intended for surgical implant into the human body,

b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.