



N Channel MOSFET

Applications:

- Adapter & Charger
- •AC-DC Switching Power Supply
- ·LED driving power
- •PC Power Supply

Features:

- •100% avalanche tested
- •Ultra low gate Charge
- Low Cress
- Fast switching capability
- •RoHS Compliant


Ordering Information

David Niversia au	Daalaasa	NA a alaba a
Part Number	Package	Marking
RS4N65D	TO-252	RS4N65D
RS4N65MD	TO-251	RS4N65MD



Lead Free Package and Finish

lo	RDS(ON)(Typ.)	VDSS
4A	2.0Ω	650V



Not to Scale

Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RS4N65D	Units
VDSS	Drain-to-Source Voltage (Note*1)	650	V
ID	Continuous Drain Current	4	
ID@ 100 ℃	Continuous Drain Current	2.5] A
IDM	Pulsed Drain Current (Note*2)	16]
DD	Power Dissipation	38	W
PD	Derating Factor above 25℃	0.3	W/°C
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy L=29mH IAS=4A VDD=50V RG=25Ω TJ=25℃	290	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	$^{\circ}$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS4N65D	Units	Test Conditions
Rejc	Junction-to-Case	2.06	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150°C.
Reja	Junction-to-Ambient	62.7		1 cubic foot chamber,free air.

Copyright Reasunos http://www.reasunos.com REV:A0 OCT.2021 Page 1 of 10





OFF Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	650			V	Vgs=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1.0	μA	VDS=650V,VGS=0V
Igss	Gate-to-Source Forward Leakage			100	nΛ	Vgs=+30V Vps=0V
1688	Gate-to-Source Reverse Leakage			-100	nA	Vgs=-30V Vps=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance	-	2.0	2.5	Ω	V _{GS} =10V,I _D =2A
Vgs(TH)	Gate Threshold Voltage	2.0		4.0	V	Vgs=Vps,Ip=250µA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		16.4	-		V _{DS} =325V
trise	Rise Time		19.4		nS	I _D =4A
td(OFF)	Turn-OFF Delay Time		50.3		110	$R_G=10\Omega$
tfall	Fall Time		21.2			(Note:3,4)

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		608.8			Vgs=0V
Coss	Output Capacitance		53.6		pF	V _{DS} =25V
Crss	Reverse Transfer Capacitance		3.3			f=1.0MHz
Qg	Total Gate Charge		11.7			V _{DS} =520V
Qgs	Gate-to-Source Charge		2.6		nC	I _D =4A
Qgd	Gate-to-Drain("Miller") Charge		4.4			V _{GS} =10V (Note:3,4)

Copyright Reasunos http://www.reasunos.com REV:A0 OCT.2021 Page 2 of 1 0




Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current			4	Α	Integral pn-diode
Ism	Maximum Pulsed Current			16	Α	in MOSFET
Vsd	Diode Forward Voltage			1.5	V	IS=4A,VGS=0V
trr	Reverse Recovery Time		209		nS	VGS=0V
Qrr	Reverse Recovery Charge		1.2		μC	IS=4A,di/dt=100A/µs

Notes:

Typical Feature curve






Figure 2 Maximum Power Dissipation vs Case Temperature

REV:A0 OCT.2021 Copyright Reasunos Page 3 of 10 http://www.reasunos.com


^{*1.}TJ=±25°C to +150°C.


^{*2.}Repetitive rating; pulse width limited by maximum junction temperature.

^{*3.}Pulse width≤300µs;duty cycle ≤2%.

^{*4.}Basically not affected by temperature.







Rectangular Pulse Duration, Seconds
Figure 5 Maximum Effective Thermal Impendance, Junction to Case




Figure 6 Typical Transfer Characteristics




Figure 7 Typical Body Diode Transfer Characteristics

Copyright Reasunos

http://www.reasunos.com

REV:A0 OCT.2021

Page 4 of 10








Figure 8 Typical Drain to Source ON Resistance vs Drain Current




Figure 9 Typical Drian to Source on Resistance vs Junction Temperature




Figure 10 Typical Theshold Voltage vs Junction Temperature




Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure 12 Typical Capacitance vs Drain to Source Voltage




Figure 13 Typical Gate Charge vs Gate to Source Voltage

Copyright Reasunos

http://www.reasunos.com

REV:A0 OCT.2021

Page 5 of 10



Test Circuits and Waveforms




Figure11.
Gate Charge Test Circuit

Figure 12.
Gate Charge Waveform




Figure 13.
Resistive Switching Test Circuit





Figure 14.
Resistive Switching Waveforms




Test Circuits and Waveforms





 I_{D} I_{D} Q_{rr}

Figure 15. Diode Reverse Recovery
Test Circuit

Figure 16. Diode Reverse Recovery Waveform







$$EAS = \frac{IAS^2L}{2}$$

Figure 18. Unclamped Inductive Switching Waveforms

Copyright Reasunos

http://www.reasunos.com

REV:A0 OCT.2021








Package outline drawing

TO-252










	1	\rightarrow	, "
	1, 1	て」	
90			V
	1		1




Symbol	Min	Non	Max		
A1	5. 22	5. 32	5. 42		
A2	6. 55	6.60	6.65		
В	7.05	7.10	7. 15		
C1	0.70	0.80	0.90		
C2	9. 70	9.90	10. 10		
D	3	1.00 REF	•		
Е	0.76 REF.				
F	2. 286 REF.				
G	4. 572 REF.				
J	0.95	1.00	1.05		
K	6.05	6. 10	6. 15		
L		0.508 RE	F.		
L1	2.65	2.80	2. 95		
M		7° REF.			
N	0	. 508 REF	7.		
0	0.96	1. 01	1.06		
P	2. 25	2. 30	2. 35		
Q	0.00	0.05	0.10		



Package outline drawing

TO-251

Unit:mm



€1 000000	Values(mm)			
Items	MIN	MAX		
A	6.30	6.90		
В	5.20	6.30		
B1	0.70	1.30		
B2	6.80	7.40		
C	2.10	2.50		
D	0.30	0.60		
E	0.50	0.86		
F	0.30	0.60		
G	0.70	1.00		
Н	1,40	2.40		
L*	9.00	9.80		
M	5.10	5.50		
N	2.09	2.49		



RS4N65D RS4N65MD

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Copyright Reasunos http://www.reasunos.com REV:A0 OCT.2021 Page 10 of 10