VDSS

30V

Lead Free Package and Finish



N Channel MOSFET

Applications:

- •PWM applications
- Load switch
- Power management


Features:

•VDS=30V; ID=50A

RDS(ON) < $5.5m\Omega$ @ VGS =10V Rds(on) < $7.5m\Omega$ @ VGS =4.5V

- •Ultra Low On-Resistance
- •High UIS and UIS 100% Test
- •RoHS Compliant






ΙD

50A

(P6)

RDS(ON)(Max.)

 $5.5 m\Omega$



Schematic Diagram

Ordering Informat

i ₿a rt Number	Package	Marking
RS30N50K	PDFN3×3	RS30N50K

Symbol	Parameter	RS30N50K	Units
VDSS	Drain-to-Source Voltage	30	V
ID	Continuous Drain Current (Tc=25℃)	50	
ID	Continuous Drain Current Tc=100℃	30	Α
IDM	Pulsed Drain Current (Note*1)	90	
PD	Power Dissipation (Tc=25℃)	35	W
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy (Note*2)	55	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	${\mathbb C}$
TJ and TSTG	Operating Junction and Storage		
	Temperature Range	-55 to 150	

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS30N50K	Units	Test Conditions
RθJA	Thermal Resistance- Junction to Ambient	62.5	°C/W	Surface Mounted on 1 in2 pad area, $t \le$
RθJC	Thermal Resistance- Junction to Case	3.57	CIVV	10 sec

REV: AO JUL. 2022



REASUNOS

RS30N50K

OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	30			V	VGS=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1	μΑ	VDS=30V,VGS=0V
IGSS	Gate-to-Source Forward Leakage			100	nA	VGS=+20V VDS=0V
	Gate-to-Source Reverse Leakage			-100		VGS=-20V VDS=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on) Static Drain-to-Source On-Resistance (Note*3)		3.8	5.5	mΩ	VGS=10V,ID=10A	
		5.5	7.5	mΩ	VGS=4.5V,ID=5A	
VGS(TH)	Gate Threshold Voltage	1.0	1.5	2.0	V	VGS=VDS,ID=250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		7		nS	VDS=15V VGS=10V ID=10A RG=4.5Ω RL = 1.5 Ω
trise	Rise Time		30			
td(OFF)	Turn-OFF Delay Time		19			
tfall	Fall Time		19			

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		1148		pF	VGS=0V VDS=10V f=1.0MHz
Coss	Output Capacitance		109			
Crss	Reverse Transfer Capacitance		89			
Qg	Total Gate Charge		23		nC	VDS=15V ID=10A VGS=10V
Qgs	Gate-to-Source Charge		5.6			
Qgd	Gate-to-Drain("Miller") Charge		3.3			

Copyright Reasunos

http://www.reasunos.com

Source-Drain Diode Characteristics


Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ISD	Source-Drain Current(Body Diode)			50	Α	
ISDM	Pulsed Source-Drain Current(Body Diode)			90		Maximum Pulsed Drain to Source Diode Forward Current
VsD	Diode Forward Voltage			1.3	V	IS=34A,VGS=0V
trr	Reverse Recovery Time		34		nS	VGS=0V
Qrr	Reverse Recovery Charge		7.2		μC	lr=10A,di/dt=100A/μs

Notes:

- *1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature
- *2. EAS condition: TJ=25 $^{\circ}$ C, VGS=10V, RG=25 Ω , L=0.5mH
- *3. Pulse Test: Pulse Width≤300µs, Duty Cycle≤0.5%


Typical Feature curve

Figure 1. Output Characteristics (TJ = 25°C)



R_{DS(ON)} - On Resistance (mΩ)

Figure 2. Transfer Characteristics



lo - Drain Current (A)

REASUNOS

RS30N50K

Figure 3. On-Resistance vs. Drain Current




Figure 5. Gate Charge Characteristics





Figure 7:Normalized Threshold Voltage vs.
Junction Temperature



T_j - Junction Temperature (°C)

Figure 4: Body Diode Characteristics




Figure 6. Capacitance Characteristics





Figure 8: Normalized on Resistance vs. Junction Temperature



T_j - Junction Temperature (°C)

Copyright Reasunos

http://www.reasunos.com

Normalized On Resistance

REV: AO JUL. 2022

RS30N50K





Figure.11: Maximum Effective Transient Thermal Impedance, Junctionto-Case



REASUNOS

Test Circuits and Waveforms




Figure A.
Gate Charge Test Circuit

Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit




Figure D. Resistive Switching Waveforms



Test Circuits and Waveforms




Figure E.Diode Reverse Recovery
Test Circuit




Figure F.Diode Reverse Recovery Waveform





Figure G.Unclamped Inductive Switching Test Circuit




EAS=
$$\frac{|AS^2L|}{2}$$

Figure H.Unclamped Inductive Switching Waveforms



Package outline drawing

Package Mechanical Data- PDFN3.3X3.3-8L



RS30N50K

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.