

N-Channel Trench Power MOSFET

Lead Free Package and Finish

General Description

The RS30N100D uses advanced trench technology to provide excellent R_{DS(ON)}, low gate charge and operation with gate voltages as low as 5V. This device is suitable for use as a wide variety of applications.

Schematic Diagram

Features

- V_{DS} = 30V.ID =100A $R_{DS(ON)} < 5.5 \text{m}\Omega$ @ $V_{GS} = 10V$ $R_{DS(ON)} < 1.0 m\Omega @ V_{GS} = 4.5 V$
- High Power and current handing capability
- Lead free product is acquired
- Surface Mount Package

Application

- PWM applications
- Load switch
- Power management

100% UIS TESTED! 100% ΔVds TESTED!



TO-252(DPAK) top view

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
RS30N100D	RS30N100D	TO-252	325mm	16mm	2500

Table 1. Absolute Maximum Ratings (T_A=25℃)

Symbol	Parameter	Value	Unit
V _{DS}	Drain-Source Voltage (Ves=0V)	30	V
V _{GS}	Gate-Source Voltage (V _{DS} =0V)	±20	V
	Drain Current-Continuous(Tc=25°C)	100	А
I _D	Drain Current-Continuous(Tc=100℃)	70	А
I _{DM (pluse)}	Drain Current-Continuous@ Current-Pulsed (Note 1)	400	А
D	Maximum Power Dissipation(Tc=25°C)	88	W
P _D	Maximum Power Dissipation(Tc=100°ℂ)	44	W
Eas	Avalanche energy (Note 2)	150	mJ
T_{J} , T_{STG}	Operating Junction and Storage Temperature Range	-55 To 175	$^{\circ}$ C

Notes 1.Repetitive Rating: Pulse width limited by maximum junction temperature

Notes 2.Eas condition: $T_J=25^{\circ}C$, $V_{DD}=20V$, $V_{G}=10V$, $R_{G}=25^{\circ}D$

Table 2. Thermal Characteristic

Symbol	Parameter	Тур	Max	Unit
Rejc	Thermal Resistance, Junction-to-Case		1.7	°C/W

REV:A0 AUG.2021 Copyright Reasunos Page 1 of 7 http://www.reasunos.com




Table 3. Electrical Characteristics (TA=25°Cunless otherwise noted)


Parameter	Conditions	Min	Тур	Max	Unit
tes					
Drain-Source Breakdown Voltage	V _{GS} =0V I _D =250μA	30			V
Zero Gate Voltage Drain Current	V _{DS} =30V,V _{GS} =0V			1	μA
Gate-Body Leakage Current	V _{GS} =±20V,V _{DS} =0V			±100	nA
Gate Threshold Voltage	V _{DS} =V _{GS} ,I _D =250μA	1	1.5	2.5	V
Forward Transconductance	V _{DS} =5V,I _D =15A		30		S
Drain Source On State Pecistance	V _{GS} =10V, I _D =20A		4.3	5.5	mΩ
Diain-Source On-State Resistance	V _{GS} =4.5V, I _D =15A		6.4	10	mΩ
haracteristics					
Input Capacitance			2600		pF
Output Capacitance	V _{DS} =15V,V _{GS} =0V, f=1.0MHz		412		pF
Reverse Transfer Capacitance			300		pF
Gate resistance	V _{GS} =0V, V _{DS} =0V,f=1.0MHz		3.3		Ω
Times					
Turn-on Delay Time			13		nS
Turn-on Rise Time	V _{GS} =10V, V _{DS} =15V,		16		nS
Turn-Off Delay Time	$RL=0.75\Omega,RGEN=3\Omega$		40		nS
Turn-Off Fall Time			14		nS
Total Gate Charge			58		nC
Gate-Source Charge	Vgs=10V, Vps=15V, lp=14A		7		nC
Gate-Drain Charge			18		nC
ain Diode Characteristics	,	1		1	
Source-Drain Current(Body Diode)				100	А
Forward on Voltage ^(Note 1)	V _G s=0V,I _S =20A			1.2	V
	Drain-Source Breakdown Voltage Zero Gate Voltage Drain Current Gate-Body Leakage Current Gate Threshold Voltage Forward Transconductance Drain-Source On-State Resistance haracteristics Input Capacitance Output Capacitance Gate resistance Times Turn-on Delay Time Turn-on Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Drain Charge sin Diode Characteristics Drain Current(Body Diode)	Drain-Source Breakdown Voltage V _{GS} =0V I _D =250μA Zero Gate Voltage Drain Current V _{DS} =30V,V _{GS} =0V Gate-Body Leakage Current V _{DS} =±20V,V _{DS} =0V Gate Threshold Voltage V _{DS} =V _{GS} ,I _D =250μA Forward Transconductance V _{DS} =5V,I _D =15A Drain-Source On-State Resistance V _{GS} =10V, I _D =20A Naracteristics Input Capacitance V _{DS} =4.5V, I _D =15A Naracteristics V _{DS} =15V,V _{GS} =0V, I _D =15A Input Capacitance V _{DS} =15V,V _{GS} =0V, I _D =15A Reverse Transfer Capacitance V _{DS} =15V,V _{DS} =0V, I _D =15A Gate resistance V _{GS} =0V, V _{DS} =0V, I _D =15A Times V _{DS} =15V,V _{DS} =0V, I _D =15A Turn-on Delay Time V _{DS} =0V, I _D =15A Turn-on Rise Time V _{DS} =0V, I _D =10A Turn-Off Delay Time V _{DS} =15V, V _{DS} =15V, R _D =15	Drain-Source Breakdown Voltage Drain-Source Breakdown Voltage Zero Gate Voltage Drain Current V _{DS} =30V,V _{DS} =0V Gate-Body Leakage Current V _{DS} =±20V,V _{DS} =0V Gate Threshold Voltage V _{DS} =5V,I _D =250µA 1 Forward Transconductance V _{DS} =5V,I _D =15A Drain-Source On-State Resistance V _{DS} =10V, I _D =20A V _{DS} =4.5V, I _D =15A haracteristics Input Capacitance Output Capacitance Gate resistance V _{DS} =15V,V _{DS} =0V, f=1.0MHz Times Turn-on Delay Time Turn-on Rise Time Turn-Off Delay Time Turn-Off Pall Time Total Gate Charge Gate-Source Charge Gate-Drain Current(Body Diode)	Drain-Source Breakdown Voltage V _{GS} =0V I _D =250μA 30 Zero Gate Voltage Drain Current V _{DS} =30V,V _{DS} =0V Gate-Body Leakage Current V _{DS} =220V,V _{DS} =0V Gate Threshold Voltage V _{DS} =250μA 1 1.5 Forward Transconductance V _{DS} =5V,I _D =15A 30 Drain-Source On-State Resistance V _{DS} =5V,I _D =15A 6.4 haracteristics Input Capacitance V _{DS} =4.5V, I _D =15A 6.4 haracteristics Input Capacitance V _{DS} =15V,V _{DS} =0V, f=1.0MHz 3.3 Reverse Transfer Capacitance V _{DS} =0V, V _{DS} =0V, f=1.0MHz 3.3 Times Turn-on Delay Time 13 Turn-on Rise Time V _{DS} =15V, V _{DS} =15V, R _L =0.75Ω,R _{GEN} =3Ω 40 Turn-Off Delay Time 14 Total Gate Charge Gate-Source Charge 58 Gate-Drain Charge 18 Inin Diode Characteristics Source-Drain Current(Body Diode) Inin Diode Characteristics Inin Diode Characteristic	Drain-Source Breakdown Voltage V _{OS} =0V I _D =250µA 30 Zero Gate Voltage Drain Current V _{DS} =30V,V _{OS} =0V 1 Gate-Body Leakage Current V _{DS} =320V,V _{DS} =0V ±100 Gate Threshold Voltage V _{DS} =5V,I _D =15A 30 Forward Transconductance V _{DS} =5V,I _D =15A 30 Drain-Source On-State Resistance V _{OS} =10V, I _D =20A 4.3 5.5 Maracteristics V _{DS} =4.5V, I _D =15A 6.4 10 haracteristics Input Capacitance V _{DS} =15V,V _{DS} =0V, I _D =15A 4.12 2600 Output Capacitance V _{DS} =15V,V _{DS} =0V, I _D =10MHz 3.3 300 300 4.12 <td< td=""></td<>

Notes 1. Repetitive Rating: Pulse width limited by maximum junction temperature.


Test Circuit


1) E_{AS} Test Circuits







2) Gate Charge Test Circuit:





3) Switch Time Test Circuit:







TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS (Curves)

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Max BV_{DSS} vs Junction Temperature




Figure 4. Drain Current




Figure 5. V_{GS(th)} vs Junction Temperature





Figure 6. R_{DS(ON)} vs Junction Temperature



Copyright Reasunos http://www.reasunos.com REV:A0 AUG.2021 Page 4 of 7

Figure 7. Gate Charge Waveforms




Figure 8. Capacitance




Figure 9. Body-Diode Characteristics




Figure 10. Maximum Safe Operating Area





Figure 11. Normalized Maximum Transient Thermal Impedance




Copyright Reasunos http://www.reasunos.com REV:A0 AUG.2021 Page 5 of 7



SECTION C-C

TO-252 Package Information



	COMMON	DIMENSIO	NS		
	mm				
SYMBOL	MIN	NOM	MAX		
٨	2.20	2.30	2.38		
Al	0.00	- 00	0.10		
A2	0.97	1.07	1.17		
ь	0.72	0.78	0.85		
b1	0.71	0.76	0.81		
b3	5. 23	5, 33	5.46		
С	0.47	0.53	0.58		
cl	0.46	0.51	0.56		
D	6,00	6.10	6, 20		
DI	5. 30REF				
3	6.50	6.60	6.70		
El	4.70	4.83	4.92		
e	2. 286BSC				
H	9.90	10.10	10.30		
L	1, 40	1.50	1,70		
LI	2. 90REF				
1.2		0, 51BSC			
L3	0.90		1, 25		
1.4	0.60	0.80	1.00		
L5	1.70	1.80	1,90		
-0	0.	-	8.		
0 1	5*	7*	9.		
02	5*	7*	9*		
K		0. 40REF			

Copyright Reasunos http://www.reasunos.com REV:A0 AUG.2021 Page 6 of 7



Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Copyright Reasunos http://www.reasunos.com REV:A0 AUG.2021 Page 7 of 7