

N Channel MOSFET

Applications:

- Adapter & Charger
- •SMPS Standby Power
- •AC-DC Switching Power Supply
- •LED driving power

Features:

- Low On Resistance
- •Low Gate Charge
- •Peak Current vs Pulse Width Curve
- •RoHS Compliant

Ordering Information


Part Number	Part Number Package				
RS2N60D	TO-252	RS2N60D			



Lead Free Package and Finish

ΙD	RDS(ON)(Typ.)			
2.0A	3.7Ω	600V		





Not to Scale

Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RS2N60D	Units
VDSS	Drain-to-Source Voltage (Note*1)	600	V
ID	Continuous Drain Current	2.0	
ID@ 100 ℃	Continuous Drain Current	1.3	А
lом	Pulsed Drain Current (Note*2)	8.0	
DD	Power Dissipation	25	W
PD	Derating Factor above 25℃	0.28	W/°C
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy L=30mH IAS=2.52A VDD=145V RG=25Ω TJ=25℃	57	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	$^{\circ}$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS2N60D	Units	Test Conditions
Rejc	Junction-to-Case	4.92	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
Røja	Junction-to-Ambient	60		1 cubic foot chamber,free air.

Copyright Reasunos http://www.reasunos.com REV:A1 May.2018 Page 1 of 9



OFF Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	600			٧	Vgs=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			10.0	μΑ	VDS=600V,VGS=0V
Igss	Gate-to-Source Forward Leakage			100	nΛ	Vgs=+30V Vds=0V
1633	Gate-to-Source Reverse Leakage			-100	nA	VGS=-30V VDS=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		3.7	4.2	Ω	Vgs=10V,lb=1A
$V_{\rm GS(TH)}$	Gate Threshold Voltage	3.0		4.0	V	$V_{GS=V_{DS},I_{D}=250\mu A}$

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		7.8			VDS=250V
trise	Rise Time		33		nS	ID=2.0A
td(OFF)	Turn-OFF Delay Time		23		113	Rg=25Ω
t fall	Fall Time		59			(Note:3,4)

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		310			Vgs=0V
Coss	Output Capacitance		39		pF	Vps=25V
Crss	Reverse Transfer Capacitance		6.1			f=1.0MHz
Qg	Total Gate Charge		8			Vps=480V
Qgs	Gate-to-Source Charge		1.2		nC	ID=2.0A VGS=10V
Qgd	Gate-to-Drain("Miller") Charge		5			(Note:3,4)

Copyright Reasunos http://www.reasunos.com REV:A1 May.2018 Page 2 of 9



Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current			2	Α	Integral pn-diode
Ism	Maximum Pulsed Current			8	Α	in MOSFET
VsD	Diode Forward Voltage			1.4	V	Is=2.0A,VGS=0V
trr	Reverse Recovery Time		80		nS	Vgs=0V
Qrr	Reverse Recovery Charge		1.8		μC	Is=2.0A,di/dt=100A/µs

Notes:

Typical Feature curve (TJ = 25°C, unless otherwise noted)

Figure 1. Output Characteristics





Figure 2. Drain Current vs. Temperature



Copyright Reasunos http://www.reasunos.com REV:A1 May.2018 Page 3 of 9

^{*1.}TJ=±25°C to +150°C.

^{*2.}Repetitive rating; pulse width limited by maximum junction temperature.

^{*3.}Pulse width≤300µs;duty cycle ≤1%.

^{*4.}Basically not affected by temperature.

Figure 3. Body Diode Forward Voltage




Figure 4. Power Dissipation vs. Temperature




Figure 5. On-Resistance vs. Temperature





Figure 6. Transfer Characteristics



Copyright Reasunos http://www.reasunos.com REV:A1 May.2018 Page 4 of 9



Figure7. Capacitance






Figure8. Gate Charge



Q_g, Total Gate Charge (nC)

Figure 9. Transient Thermal Impedance TO-252





Test Circuits and Waveforms




Figure 10.
Gate Charge Test Circuit

Figure11.
Gate Charge Waveform




Figure 12.
Resistive Switching Test Circuit




Figure 13.
Resistive Switching Waveforms



Test Circuits and Waveforms




Figure 14. Diode Reverse Recovery
Test Circuit




Figure 15. Diode Reverse Recovery Waveform




Figure 16. Unclamped Inductive Switching Test Circuit







Figure 17. Unclamped Inductive Switching Waveforms




Package outline drawing











Symbol	Min	Non	Max			
A1	5. 22	5. 32	5. 42			
A2	6. 55	6.60	6.65			
В	7.05	7.10	7. 15			
C1	0.70	0.80	0.90			
C2	9.70	9.90	10.10			
D		1.00 REF				
E	(0.76 REF	•			
F	2. 286 REF.					
G		4. 572 RE	F.			
J	0.95	1.00	1.05			
K	6. 05 6. 10	6. 05 6. 10	6. 05 6. 10	6. 15		
L		0.508 RE	F.			
L1	2.65	2.80	2. 95			
M	7° REF.					
N	0. 508 REF.					
0	0.96	1.01	1.06			
P	2. 25	2.30	2. 35			
Q	0.00	0.05	0.10			



Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others. Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.