VDSS

500V



Applications:



RDS(ON)(Typ.)

0.18Ω

Lead Free Package and Finish

- Adapter & Charger
- •SMPS Standby Power
- •AC-DC Switching Power Supply
- •LED driving power


F	ea	tu	ıre	S:
	-		~	•

- •Low On Resistance
- Low Gate Charge
- •Peak Current vs Pulse Width Curve
- •RoHS Compliant



ΙD

25A



Not to Scale

Ordering Information

Part Number	Package	Marking
RS25N50F	TO-220F	RS25N50F

Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RS25N50F	Units
VDSS	Drain-to-Source Voltage (Note*1)	500	V
ID	Continuous Drain Current	25.0	
ID@ 100 ℃	Continuous Drain Current	12.6	Α
lом	Pulsed Drain Current (Note*2)	100.0	
PD	Power Dissipation (TC = 25°C)	39	W
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy L=10mH VDD=50V RG=25Ω Starting TJ=25℃	871	mJ
IAS	(Note*2)	13.2	Α
EAR	Repetitive Avalanche Energy	3.5	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300 260	$^{\circ}$
	Package Body for 10 seconds		
TJ and TSTG	Operating Junction and Storage	-55 to 150	
	Temperature Range	22.0.100	

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS25N50F	Units	Test Conditions
Rejc	Junction-to-Case	3.2	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
Reja	Junction-to-Ambient	62.5		1 cubic foot chamber,free air.



Static Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	500			٧	Vgs=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1.0	μΑ	V _{DS} =500V,VGS=0V
looo	Gate-to-Source Forward Leakage			100	nΛ	Vgs=+30V Vps=0V
Igss	Gate-to-Source Reverse Leakage			-100	nA	Vgs=-30V Vps=0V

Static Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance (Note*3)		0.18	0.24	Ω	V _{GS} =10V,I _D =12.5A
Vgs(TH)	Gate Threshold Voltage	3.0		4.0	V	Vgs=Vds,Id=250µA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		53			Vps=250V
trise	Rise Time		37		nS	ID=25A
td(OFF)	Turn-OFF Delay Time		221		113	RG=25Ω
tfall	Fall Time		70			

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		3134			Vgs=0V
Coss	Output Capacitance		340	-	pF	V _{DS} =25V
Crss	Reverse Transfer Capacitance		13	-		f=1.0MHz
Qg	Total Gate Charge		60.5			Vps=400V
Qgs	Gate-to-Source Charge		15.5		nC	ID=25A
Qgd	Gate-to-Drain("Miller") Charge		22			VGS=10V (Note:3)





Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current	-	-	25.0	Α	Integral pn-diode
Ism	Maximum Pulsed Current		-	100.0	Α	in MOSFET
VsD	Diode Forward Voltage	-	-	1.4	V	IS=12.5A,VGS=0V
trr	Reverse Recovery Time		375		nS	VGS=0V
Qrr	Reverse Recovery Charge		5.7		μC	IS=25A,di/dt=100A/μs

Notes:

Typical Feature curve

T₁ = 25°C, unless otherwise noted

Figure 1. Output Characteristics (TJ = 25°C)





Figure 2. Body Diode Forward Voltage



^{*1.}TJ=±25℃ to +150℃.

^{*2.}Repetitive rating; pulse width limited by maximum junction temperature.

^{*3.} Pulse width \leq 300 µs; duty cycle \leq 1%.



Figure 3. Drain Current vs. Temperature




Figure 4. BVDSS Variation vs. Temperature




Figure 5. Transfer Characteristics





Figure 6. On-Resistance vs. Temperature



T₁, Junction Temperature (°C)



Figure 7. Capacitance






Figure 8. Gate Charge



Q_g, Total Gate Charge (nC)

Figure 9. Transient Thermal Impedance TO-220F





Test Circuits and Waveforms




Figure 10.
Gate Charge Test Circuit




Figure11.
Gate Charge Waveform




Figure 12.
Resistive Switching Test Circuit




Figure 13. Resistive Switching Waveforms



Test Circuits and Waveforms




Figure 14. Diode Reverse Recovery
Test Circuit




Figure 15. Diode Reverse Recovery Waveform




Figure 16. Unclamped Inductive Switching Test Circuit





Figure 17. Unclamped Inductive Switching Waveforms



Package outline drawing



Symbol	Min	Non	Max
A	9.96	10.16	10.36
В	15.67	15.87	16.07
С	13.14	13.34	13.54
D	1.20	1.30	1.40
E		1.20	
F		2.54	
G		5.08	
Н	7.60	7.80	8.00
I	7.10	7.30	7.50
J	6.48	6.68	6.88
K	8. 99	9.19	9.39
L	2.34	2.54	2.74
M		45°	
N	0.49	0.50	0.52
0	2.15	2.35	2,55
P	4.50	4.70	4.90
Q		0.50	
S	4°	4.5°	5°
T1		3. 45	
T2		3.18	
T3		1.50	
T4		1.20	
T5		1.50	
R	0.77	0.8	0.83



Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.