

N Channel MOSFET

Applications:

- Adapter & Charger
- •PC Power supply
- •AC-DC Switching Power Supply
- •LED driving power

Features:

- •Low On Resistance
- •Ultra Low Gate Charge
- •Peak Current vs Pulse Width Curve

Package

TO-220F


•RoHS Compliant

Part Number

RS20N60F

Ordering Information





Not to Scale

Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Marking

RS20N60F

Symbol	Parameter	RS20N60F	Units
VDSS	Drain-to-Source Voltage (Note*1)	600	V
ID	Continuous Drain Current	20.0	
ID@ 100 ℃	Continuous Drain Current	12.5	А
ldм	Pulsed Drain Current (Note*2)	80.0	
	Power Dissipation	72	W
PD	Derating Factor above 25℃	0.57	W/°C
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy L=10mH VDD=50V RG=25Ω TJ=25℃	1600	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300 260	°C
	Package Body for 10 seconds		
TJ and TSTG	Operating Junction and Storage	-55 to 150	
	Temperature Range		

*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS20N60F	Units	Test Conditions
Rejc	Junction-to-Case	1.62	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
RθJA	Junction-to-Ambient	115		1 cubic foot chamber, free air.

RS20N60F

Lead Free Package and Finish

lo	RDS(ON)(Typ.)	Vdss
20A	0.3Ω	600V

Pb



OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	600			V	Vgs=0V,Id=250µA
Idss	Drain-to-Source Leakage Current			1.0	μA	VDS=600V,VGS=0V
lgss	Gate-to-Source Forward Leakage			100	n۸	VGS=+30V VDS=0V
1635	Gate-to-Source Reverse Leakage			-100	nA	VGS=-30V VDS=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		0.3	0.42	Ω	Vgs=10V,Id=10A
Vgs(TH)	Gate Threshold Voltage	2.0		4.0	V	Vgs=Vds,Id=250µA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		61			Vds=300V
trise	Rise Time		132			ID=10A
td(OFF)	Turn-OFF Delay Time		218		nS	Rg=10Ω Vgs=10V
tfall	Fall Time		73			(Note:3,4)

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		2315			Vgs=0V
Coss	Output Capacitance		1280		рF	VDS=25V
Crss	Reverse Transfer Capacitance		86			f=1.0MHz
Qg	Total Gate Charge		51			VDS=480V
Qgs	Gate-to-Source Charge		15.0		nC	ID=20A VGS=10V
Qgd	Gate-to-Drain("Miller") Charge		22			(Note:3,4)



Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ls	Continuous Source Current			20	Α	Integral pn-diode
Ism	Maximum Pulsed Current			80	Α	in MOSFET
Vsd	Diode Forward Voltage			1.4	V	Is=20A,Vgs=0V
trr	Reverse Recovery Time		468		nS	Vgs=0V
Qrr	Reverse Recovery Charge		5.3		μC	Is=20A,di/dt=100A/µs

Notes:

*1.TJ=±25℃ to +150℃.

*2.Repetitive rating; pulse width limited by maximum junction temperature.

*3.Pulse width \leq 300 µs; duty cycle \leq 2%.

*4.Basically not affected by temperature.

Typical Feature curve

T₁ = 25°C, unless otherwise noted

Figure 1. Output Characteristics

Figure 2. On-Resistance vs. Drain Current






Figure 3. BVDSS vs. Temperature

Figure 4. On-Resistance vs. Temperature






Figure 5. Gate Charge vs. Vgs

Figure 6. Diode Forward Voltage vs. Current










Figure 7. Maximum Continuous Drain

Figure 9. Capacitance vs. Drian-to-source voltage

Figure 8. Typical Transfer Characteristics





Figure 10. Maximum Safe Operating Area






REASUNOS

RS20N60F

Test Circuits and Waveforms



Vgs(TH)

VDS




Figure11. Gate Charge Test Circuit

Figure12. Gate Charge Waveform




Figure13. Resistive Switching Test Circuit





Figure14. Resistive Switching Waveforms

http://www.reasunos.com



RS20N60F

Test Circuits and Waveforms






Package outline drawing

TO-220F

Unit: mm



Symbol	Min	Non	Max
A	9.96	10.16	10.36
В	15.67	15.87	16.07
С	13.14	13.34	13.54
D	1.20	1.30	1.40
E		1.20	
F		2.54	
G		5.08	
H	7.60	7.80	8.00
I	7.10	7.30	7.50
J	6.48	6.68	6.88
K	8.99	9.19	9.39
L	2.34	2.54	2.74
M		45°	
N	0.49	0.50	0.52
0	2.15	2.35	2.55
Р	4.50	4.70	4.90
Q		0.50	
S	4°	4.5°	5°
T1		3.45	
T2		3.18	
T3		1.50	
T4		1.20	
T5		1.50	
R	0.77	0.8	0.83

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

1.Life support devices or systems are devices or systems which:

a.are intended for surgical implant into the human body,

b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.