REASUNOS

RS100N60G

	🗭 Lead Free Pa	ackage and Finish
ID 60A	Rɒs(ON)(Typ.) 7.2mΩ	VDSS 100V
DDD	□	2.Drain
	60A	ID RDS(ON)(Typ.)

Extremely low switching loss

- •Surface-mounted package
- •High UIS and UIS 100% Test
- •RoHS Compliant

2.Drain 2.Drain 1.Gate 0 3.Source

Ordering Information

Part Number	Package	Marking
RS100N60G	PDFN 5X6	RS100N60G

Not to Scale

Absolute Maximun Ratings Tc=25°C unless otherwise specified

Symbol	Parameter	RS100N60G	Units	
VDSS	Drain-to-Source Voltage	100	V	
	Continuous Drain Current (Tc=25°C)	60		
ID	Continuous Drain Current Tc=100°C	38	А	
ldм	Pulsed Drain Current (Note*1)	240		
PD	Power Dissipation (Tc=25°C)	63	W	
VGS	Gate-to-Source Voltage	±20	V	
EAS	Single Pulse Avalanche Engergy (Note*2)	90	mJ	
	Maximum Temperature for Soldering			
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300 260	°C	
	Package Body for 10 seconds			
TJ and TSTG	Operating Junction and Storage	-55 to 150		
15 810 1516	Temperature Range			

*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS100N60G	Units	Test Conditions
RθJC	Junction-to-Case	2.0	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150 $^{\circ}$ C.

REASUNOS

德方代理|原装正品 0755-28187877 www.denovocn.com

OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	100			V	VGS=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1	μA	VDS=80V,VGS=0V
	Gate-to-Source Forward Leakage			100	m ()	VGS=+20V ,VDS=0V
IGSS	Gate-to-Source Reverse Leakage			-100	nA	VGS=-20V ,VDS=0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		7.2	8.0	mΩ	VGS=10V,ID=20A
VGS(TH)	Gate Threshold Voltage	1.2		2.6	V	VGS=VDS,ID=250µA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		17			VDS=50V
trise	Rise Time		4		nS	ID=20A VGS=10V
td(OFF)	Turn-OFF Delay Time		32			RG=3Ω
tfall	Fall Time		8			

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		2122		pF	VGS=0V VDS=50V f=100KHz VDS=50V ID=20A VGS=10V
Coss	Output Capacitance		618			
Crss	Reverse Transfer Capacitance		25			
Qg	Total Gate Charge		41.8		nC	
Qgs	Gate-to-Source Charge		9			
Qgd	Gate-to-Drain("Miller") Charge		10			



Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ISD	Source-Drain Current(Body Diode)		60		А	
ISDM	Pulsed Source-Drain Current(Body Diode)		240		А	
Vsd	Diode Forward Voltage			1.2	V	IS=20A,VGS=0V
trr	Reverse Recovery Time		50		nS	VGS=0V
Qrr	Reverse Recovery Charge		71		nC	IF=20A,di/dt=100A/µ S

Notes:

- *1.Repetitive Rating: Pulse width limited by maximum junction temperature
- *2.EAS condition:TJ=25°C,L=0.5mH,VDS=50V

Typical Feature curve

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics






Figure 3. Drain-to-Source On Resistance vs Drain Current




Figure 5. Capacitance Characteristics




Figure 7. Normalized Breakdown Voltage vs Junction Temperature





Figure 4. Body Diode Forward Voltage vs Source Current and Temperature










Figure 8. Normalized On Resistancevs Junction Temperature



REV:A0 FEB.2022



RS100N60G








Figure11. Drain-to-Source On Resistancevs Gate Voltage and Drain Current




0

0

25








Figure 12. Maximum Safe Operating Area

75

Tc,Case Temperature, °C

100

125

150


50

Copyright Reasunos



RS100N60G

Test Circuits and Waveforms






Figure A. Gate Charge Test Circuit

Figure B. Gate Charge Waveform




Figure C. Resistive Switching Test Circuit





Figure D. Resistive Switching Waveforms

http://www.reasunos.com




Test Circuits and Waveforms





PDFN5X6-8L Package Information



Symbol	Dimensions	n Millimeters	Dimension	s in inches
Symbol	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254	REF.	0.010	REF.
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
е	1.270	TYP.	0.050	TYP.
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
Н	0.574	0.726	0.023	0.029
θ	8°	12°	8°	12°



Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

1.Life support devices or systems are devices or systems which:

a.are intended for surgical implant into the human body,

b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.