N CHANNEL ENHANCEMENT MODE POWER MOSFET

Description:

德方代理|原装正品 0755-28187877

REASUNOS

ww

RS100N20D Series are from Advanced Power MOSFETs innovated design and silicon process technology to achieve the lowest possible on-resistance

and fast switching performance, it provides the designer with an extreme

efficient device for use in a wide range of power applications.

The TO-252 package is widely preferred for all commercial industrial surface mount applications and suited for low voltage application such as DC/DC converters.

Features:

Iower Gate Charge
Simple Drive Requirement
Fast Switching Characteristic
RoHS Compliant

Ordering Information

Part Number	Package	Marking
RS100N20D	TO-252	RS100N20D


Absolute Maximun Ratings Tc=25°C unless otherwise specified

Symbol	Parameter	Rating	Units	
VDS	Drain-Source Voltage	100	V	
Vgs	Gate-Source Voltage	±20		
ID @Tc=25℃	Drain Current	20	<u>م</u>	
ID @Tc=70℃	Drain Current,Vgs@10V	13.0	A	
ldм	Pulsed Drain Current (Note*1)	60		
PD @Tc=25℃	Total Power Dissipation	44.6	W	
TL TPKG	Maximum Temperature for Soldering			
	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260		
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150		

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.


Thermal Resistance

Symbol	Parameter	Value	Units
Rthj-a	Maximum Thermal Resistance, Junction-ambient*3	62.5	°C/W
Rthj-c	Maximum Thermal Resistance, Junction-case	3.6	°C/W



T0-252

Not to Scale



lD	Ros(ON)(Max)	Vdss
20A	55mΩ	100V



RS100N20D



REASUNOS

Electrical Characteristics @TJ=25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-source Breakdown Voltage	100			v	Vgs=0V,Id=1mA
ldss	Drain-Source Leakage Current			25	μA	Vds=80V,Vgs=0V
	Gate-Source Forward Leakage			100	nA	VGS=20V VDS=0V
IGSS	Gate-Source Reverse Leakage			-100		VGS=-20V VDS=0V
g _{fs}	Forward Transconductance		14		S	ID=8A VDS=10V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ros(on)	on) Static Drain-Source On-Resistance* ²		45	55	mΩ	Vgs=10V,Id=12A
			58	85	mΩ	Vgs=5V,Id=8A
$V_{GS(TH)}$	Gate Threshold Voltage	1	1.5	3	V	Vgs=Vds,Id=250µA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(on)	Turn-on Delay Time* ²		6.5		nS	VDS=50V ID=12A Rg=1Ω Vgs=10V
trise	Rise Time		18			
td(off)	Turn-OFF Delay Time		20			
tfall	Fall Time		5.0			

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		840	1320		Vgs=0V
Coss	Output Capacitance		115		pF	V _{DS} =-25V f=1.0MHz
Crss	Reverse Transfer Capacitance		80			
Qg	Total Gate Charge* ²		13.5	20.5		Vds=80V Id=12A VGS=4.5V
Qgs	Gate-Source Charge		3		nC	
Qgd	Gate-Drain("Miller") Charge		1.6			



REASUNOS

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Vsd	Diode Forward Voltage* ²			1.3	V	Is=12A,Vgs=0V
trr	Reverse Recovery Time* ²		41		nS	Vgs=0V
Qrr	Reverse Recovery Charge		70		nC	Is=12A,di/dt=100A/µs

Notes:

- *1.Pulse width limited by max.junction temperature
- *2.Pulse test
- *3.Surface mounted on 2 in² copper pad of FR4 board,

Typical Feature curve






Figure 1. Typical Output Characteistics

Figure2. Typical Output Characteristics











Figure5.Forward Characteristic of Reverse Diode



Figuer4.Normalized On-Resistance V.S.Junction Temperature

Figure6.Gate Threshold Voltage V.S Junction Temperature







Figure7. Gate Charge Characteristics

Figure8.Typical Capacitance Characteristics







Figure9.Maximum Safe Operating Area


Figure10.Effective Transient Thermal Impedance






RS100N20D

Figure11. Switching Time Waveform Figure12. Gate Charge Waveform








Package Outline: TO-252 FOOTPRINT

Unit:mm



Note: The location is divided into top pinhole with no top pinhole two conditions



Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice.Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice.Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

1.Life support devices or systems are devices or systems which:

a.are intended for surgical implant into the human body,

b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.