# REASUNOS

RS100N125G PDFN 5X6 RS100N125G

# RS100N125G

N-Channel Enhancement Mode MOSFET		🗭 Lead Free Packa	ge and Finish
Applications: •HighFrequency Switchin •Synchronous Rectification •Charger	ID 125A	RDS(ON)(TYP.) 4.0mΩ	VDSS 100V
Features: •VDS=100V; ID=125A@ VGS=10V •RDS(ON)<4.6mΩ @ VGS=10V •Extremely low switching loss •Surface-mounted package •High UIS and UIS 100% Test	D D D	S G 1.Gate o	2.Drain
•RoHS Compliant Ordering Information Part Number Package Marking	Not to S	S PDFN 5x6	3.30urce

#### Absolute Maximun Ratings Tc=25°C unless otherwise specified

Symbol	Parameter	RS100N125G	Units		
VDSS	Drain-to-Source Voltage	100	V		
	Continuous Drain Current (Tc=25°C)	125			
ID	Continuous Drain Current Tc=100 °C	70	A		
ldм	Pulsed Drain Current (Note*1)	445			
PD	Power Dissipation (Tc=25°C)	125	W		
VGS	Gate-to-Source Voltage	±20	V		
EAS	Single Pulse Avalanche Engergy (Note*2)	120	mJ		
	Maximum Temperature for Soldering				
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300 260	~		
	Package Body for 10 seconds		°C		
TJ and TSTG	Operating Junction and Storage	-55 to 150			
1J anu 151G	Temperature Range	-55 10 150			

\*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

## **Thermal Resistance**

Symbol	Parameter	RS100N125G	Units	Test Conditions
RθJC	Junction-to-Case	1.0	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150 $^{\circ}$ C.

# **REASUNOS**

德方代理|原装正品 0755-28187877 www.denovocn.com

## OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	<b>Test Conditions</b>
BVDSS	Drain-to-source Breakdown Voltage	100			V	VGS=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1	μA	VDS=80V,VGS=0V
	Gate-to-Source Forward Leakage			100	m ()	VGS=+20V VDS=0V
IGSS	Gate-to-Source Reverse Leakage			-100	nA	VGS=-20V VDS=0V

# ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		4.0	4.6	mΩ	VGS=10V,ID=20A
VGS(TH)	Gate Threshold Voltage	1.2		2.5	V	VGS=VDS,ID=250µA

#### Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		28		nS	VDS=50V
trise	Rise Time		24			ID=50A VGS=10V RG=3Ω
td(OFF)	Turn-OFF Delay Time		64			
tfall	Fall Time		22			

## **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		3850		pF	VGS=0V VDS=50V f=100KHz
Coss	Output Capacitance		1230			
Crss	Reverse Transfer Capacitance		25			
Qg	Total Gate Charge		65.5		nC	VDS=50V ID=50A VGS=10V
Qgs	Gate-to-Source Charge		16			
Qgd	Gate-to-Drain("Miller") Charge		19.5			

# **Source-Drain Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ISD	Source-Drain Current(Body Diode)		125		А	
ISDM	Pulsed Source-Drain Current(Body Diode)		445		А	
Vsd	Diode Forward Voltage (Note*3)			1.2	V	IS=20A,VGS=0V
trr	Reverse Recovery Time (Note*3)		60		nS	VGS=0V
Qrr	Reverse Recovery Charge (Note*3)		90		nC	IF=20A,di/dt=100A/µs

#### Notes:

- \*1.Repetitive Rating: Pulse width limited by maximum junction temperature
- \*2.EAS condition:TJ=25 $^{\circ}$ C,L=0.5mH,VDS=50V
- \*3.Pulse Test: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  1.5%, RG=25 $\Omega$ , Starting TJ=25 $^{\circ}$ C

## **Typical Feature curve**

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics






Figure 3. Drain-to-Source On Resistance vs Drain Current




Figure 5. Capacitance Characteristics




Figure 7. Normalized Breakdown Voltage vs Junction Temperature





Figure 4. Body Diode Forward Voltage vs Source Current and Temperature









Figure 8. Normalized On Resistancevs Junction Temperature





# RS100N125G










Figure11. Drain-to-Source On Resistancevs Gate Voltage and Drain Current

















RS100N125G

# **Test Circuits and Waveforms**






Figure A. Gate Charge Test Circuit

Figure B. Gate Charge Waveform




Figure C. Resistive Switching Test Circuit





Figure D. Resistive Switching Waveforms




# **Test Circuits and Waveforms**



http://www.reasunos.com



# PDFN5X6-8L Package Information



Sympol	Dimensions	In Millimeters	Dimension	s In Inches
Symbol	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254	REF.	0.010	REF.
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
е	1.270	TYP.	0.050	TYP.
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
Н	0.574	0.726	0.023	0.029
θ	8°	12°	8°	12°



#### **Disclaimers:**

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

#### Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

1.Life support devices or systems are devices or systems which:

a.are intended for surgical implant into the human body,

b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.